AN ENHANCED GaAs MONOLITHIC TRANSIMPEDANCE AMPLIFIER
FOR LOW NOISE AND HIGH SPEED OPTICAL COMMUNICATIONS

J.A. Casao, P. Dorta, J.L. Cáceres, M. Salazar-Palma, J. Pérez

Dpto. Señales, Sistemas y Radiocomunicaciones.
Escuela Técnica Superior de Ingenieros de Telecommunicación.
Universidad Politecnica de Madrid. Ciudad Universitaria, s/n. 28040 Madrid, SPAIN.

ABSTRACT

The design, implementation and test results of a simple GaAs Monolithic Transimpedance Amplifier with enhanced performance for high speed optical communications is described. A cascode configuration, improved in terms of bandwidth and noise is used. On-wafer and on-carrier measurements show close agreement with simulated behavior. Excellent performance with high transimpedance gain, a bandwidth from DC to 1.6 GHz, low noise and low power consumption is obtained. The temperature and bias point sensitivity are negligible. This last fact turns out to be a major commercial achievement.

INTRODUCTION

The optical signal is transformed both at the receiver and the repeater stations of most fiber-optic communication systems to an electrical signal by means of a photodiode and then amplified before passing through an equalizer for regeneration. Optical preamplifiers may be either a high impedance voltage amplifier or a transimpedance amplifier. The last one has shown to be the most suitable configuration in high bit rate systems, offering high current to voltage conversion, good noise performance, wide bandwidth and large dynamic signal range. It may be constructed in hybrid or in MMIC form. For reproducibility, reliability and cost reasons the last one is commercially preferable [1].

This paper presents the design, construction and test results of a GaAs MMIC transimpedance amplifier with excellent performances although based in a very simple structure. The design is DC coupled to avoid the construction of high value capacitors that should be needed otherwise to achieve the required low frequency cutoff in the KHz range. The basic configuration is a simple cascode one, optimized in terms of the gain and the bandwidth of the voltage amplifier. The configuration has been also improved in terms of transimpedance bandwidth and noise by means of the introduction of two peaking inductors, one in series with the input FET and the other one as a series feedback. A shunt feedback loop gives the transimpedance behavior. A final buffer stage is included for matching purposes. The device has been constructed employing the GaAs half-micron F20 process of GEC Marconi Materials and Technology Limited (GMMTL). The chips were tested on-wafer and on-carrier, and in different temperature conditions, in the facilities of the SSR Department of the ETSI Telecomunicación of the University of Madrid. Measured results show good agreement with the simulated behavior and excellent performances for speeds up to 1.7-1.8 Gb/s, high transimpedance gain (63.5 dB), wide bandwidth (from DC to 1.6-1.7 GHz), low power consumption (about 0.5 W), low equivalent noise current (4-5 pA/√Hz) and negligible dependence of the behavior with the temperature and the bias point variations.

Further simulations of the structure in order to establish its low-frequency transimpedance gain and bandwidth limiting values show that the highest value for the transimpedance gain would be of the order of 64-65 dB for a maximum transimpedance bandwidth of the order of 1.8 GHz. Thus if the desired performances are greater than those limiting values, a different configuration must be employed.

DESIGN OF THE TRANSIMPEDANCE AMPLIFIER

Figure 1 shows the transimpedance amplifier design.

The cascode configuration was selected as the basic one in order to obtain a high gain-bandwidth product [2]. It consists of a common source FET (F1) initial stage, followed by a common gate one (F3). In order to have a maximum value for the bandwidth of the voltage amplifier the relation between the gate widths of F1 and F3, w1/w3, must be as high as possible. In the other hand the high value desired for the transimpedance bandwidth will fix an upper limit for the width w1. As a compromise between both requirements F1 has been selected as a 4 fingers, 150 μm width FET, while F3 is a 2 fingers, 50 μm width FET; this represents an optimization of the basic structure given in [2].

The bias network has been designed by means of active loads, consisting of several FETs with Vgs=0. It must be pointed out that the width of these FETs must be as small as possible, in order to give the highest low-frequency gain [3]. Due to that reason the FETs for the active loads are 2 fingers, 50 μm width. The DC voltage at the gate of F3 has been fixed by means of an active load (2x50μm FET) followed by two shifting level diodes.
The effect of the Lg inductor in series with the gate of the input FET is to produce a high frequency peak in order to increase the bandwidth. An inductor, Ls, has been also included between the F1 source and ground. The principal effect of this feedback loop is to produce a high frequency minimum of the equivalent noise current at the amplifier input in order to compensate the noise increment (due to the f dependence) in the upper part of the frequency band [4].

A resistor shunt-shunt feedback loop has been employed in order to obtain a transimpedance amplifier from the original voltage amplifier. It is easily seen that the low frequency transimpedance gain value is determined by the value of the Rf resistor [5].

Finally, a common drain FET has been employed as output stage, with a two fold objective: to obtain low value loads for the previous stages, and to achieve a matched output. For those reasons a FET with gate width sufficiently high (2x100 μm) has been chosen.

FABRICATION OF THE DEVICE

Figure 2 shows the device layout. The sensitivity of the main performance parameters to process variations (from wafer to wafer) and to parameter dispersion (across wafer) was checked before delivering it to the foundry. The chips were fabricated at the GMMTL foundry employing their half-micron F20 process.

TEST RESULTS

The chips were tested at the facilities of the SSR Department of the Polytechnic University of Madrid.

On-wafer DC and RF (S parameters and transimpedance gain) measurements were done by means of a Cascade Microtech Summit 9000 probe station. Table I shows the DC results; it may be pointed out the low power consumption obtained. Figure 3 shows the S11 and | S21 | parameters for 18 samples of the same wafer. Figure 4 shows the comparison of the simulated and the measured transimpedance gain values for those samples. It can be seen that the parameter dispersion is negligible. The agreement between simulated and measured values is excellent as well as the performance, giving a transimpedance gain of about 63.5 dB with a bandwidth from DC to 1.6-1.7 GHz.

The on-carrier measurements agree well with the on-wafer ones. Figure 5 plots the dependence of the main parameters (transimpedance gain and bandwidth) with the variations in the bias point. It may be seen that an excellent behavior is obtained, being almost negligible the sensitivity to the bias point. This achievement represents a major commercial one.

<table>
<thead>
<tr>
<th>Table I. DC Behavior</th>
</tr>
</thead>
<tbody>
<tr>
<td>V⁺ = 7(v), V⁻ = -6(v), Poons = 590(mW)</td>
</tr>
<tr>
<td>I⁺ = 83.43(mA), σI⁺ = 3.02(mA)</td>
</tr>
<tr>
<td>I⁻ = 1.8(mA), σI⁻ = 0.01(mA)</td>
</tr>
<tr>
<td>V_A = 1.69(v), σVA = 0.01(v)</td>
</tr>
<tr>
<td>V⁺ = 7(v), V⁻ = -5.5(v), Poons = 550(mW)</td>
</tr>
<tr>
<td>I⁺ = 77(mA), I⁻ = 1.8(mA)</td>
</tr>
<tr>
<td>V⁺ = 6(v), V⁻ = -5(v), Poons = 500(mW)</td>
</tr>
<tr>
<td>I⁺ = 83(mA), I⁻ = 1.8(mA)</td>
</tr>
<tr>
<td>V⁺ = 5.5(v), V⁻ = -5(v), Poons = 460 (mW)</td>
</tr>
<tr>
<td>I⁺ = 82(mA), I⁻ = 1.8(mA)</td>
</tr>
</tbody>
</table>
On-carrier temperature and noise measurements were done. Figures 6 and 7 show $S_{11}$, $S_{22}$, $|S_{12}|$, $|S_{21}|$ and the transimpedance gain for six different values (-20°, -10°, 0°, 10°, 25° and 50° C) of the temperature; it may be concluded that the temperature dependence is also negligible. Figure 8 plots the results for the input equivalent noise current spectral density for the same temperature values showing on one hand an equivalent noise current of about 4-5 pA/√Hz (which represents a sensitivity of the receiver of the order of...
Further improvements of the performances obtained

Further simulations of the structure have been performed in which several parameters have been optimized in order to establish the limiting values for the transimpedance gain and bandwidth. It has been demonstrated that a maximum value of 64-65 dBm of transimpedance gain with a maximum bandwidth of 1.8 GHz are the limiting performances of the structure under study, with an increment of the power consumption. Thus, the results measured are very close to those limits.

It may be concluded that in order to improve those performances a different structure must be implemented. With the scope of obtaining a higher transimpedance gain and a lower power consumption a novel structure based in a three inverter chain has been implemented and is being tested.

Conclusions

A GaAs MMIC transimpedance amplifier for low noise and high speed optical communication systems has been designed, constructed and tested, showing excellent performances in terms of reproducibility, reliability, and electrical behavior (high transimpedance gain and bandwidth, low noise, low power consumption). The device shows very low sensitivity to the temperature and bias point variations, and low parameter dispersion across the wafer. The electrical results are very close to the theoretical limits of the structure. Further improvements of those performances must consider a different configuration.

Acknowledgements

This work was supported and partially financed by the ESPRIT II-5018 (COSMIC) project. Thanks are due also to the spanish CICYT (National Board of Scientific and Technological Research) for partially financing this work through the TIC91-0026-CE project (PRONTIC program).

References